P14571: Ruggedized Camera Encoder
/public/

Home

Project Summary Project Information

A Ruggedized Camera Encoder (RCE) is a compact and robust system that analyzes a stream of image data in real-time. Typically, video analytics are completed using post processing techniques on a unit that is separate from the camera stream. This system will eliminate the need for post processing which cuts down on turnaround time and the need for a secondary system.

The goal of this project is to deliver a working prototype that will have a small enclosure (tabletop) with two tethered camera inputs, acquiring HD 1080p 30fps image data. The system will be capable of processing the image data in real-time running different video analytics algorithms. It will be capable of streaming compressed image data over GigE to a standard video client for diagnostics.

The final outcome of the project can be broken up into three parts. The first part was a complete mechanical design package done in Solidworks. The second part was a finished PCB design of the CoaXPress mezzanine card and schematics of the FPGA board. The third part is the initial framework for the software. A complete and integrated system was not accomplished but the building blocks and necessary research have been completed.

Sponsor: www.d3engineering.com

Sponsor: www.d3engineering.com

For an updated project description, click on the following link for the Project Readiness Package.


Project Name
Ruggedized Camera Encoder
Project Number
P14571
Project Family
Printing and Imaging Systems Technologies
Start Term
2135
End Term
2141
Faculty Guide
Dr. Adriana Becker-Gomez, axbeec@rit.edu
Primary Customer
D3 Engineering
Sponsor (financial support)
Scott Reardon, D3 Engineering
Final Mechanical Design Final Electrical Design
Solidworks Model of Final Mechanical Design

Solidworks Model of Final Mechanical Design

PCB of CoaXPress Mezzanine Card

PCB of CoaXPress Mezzanine Card

FPGA Board Layout

FPGA Board Layout

Team Members

Matthew H., Alonso M., Jordan O., Lennard S., Kyle J. (from left to right)

Matthew H., Alonso M., Jordan O., Lennard S., Kyle J. (from left to right)

Member Role Contact
Matthew Hornyak Mechanical Engineer mdh3950@rit.edu
Alonso Moreno Mechanical Engineer axm3688@rit.edu
Kyle Jason Electrical Engineer kej5192@rit.edu
Jordan O'Connor Electrical Engineer jmo3837@rit.edu
Lennard Streat Computer Engineer lgs8331@rit.edu

Table of Contents

MSD I MSD II

Photo Gallery

Planning & Execution

Problem Definition

Systems Design

Detailed Design

Project Review

Photo Gallery

Planning & Execution II

Build, Test, Document

Project Review

Final Presentation

Technical Paper

Poster

Acknowledgements

Special Thanks