P17342: IC Test Bed for Electronics Lab
/public/

Detailed Design

Table of Contents

Content from our Detailed Design phase can be found here: Detailed Design Documents

Progress Report

Completed

Expected

Questions for Guide/Customer

When : 5/11/2017

Prototyping, Engineering Analysis, Simulation

1.) Current Measurement Feasibility

Current Measurement Feasibility Circuit

Current Measurement Feasibility Circuit

2.) Mass Interconnect Voltage/Current Feasibility

Mass Interconnect Voltage/Current Feasibility

Mass Interconnect Voltage/Current Feasibility

3.) Iterative testing and verification of Power system simulations, Confirmed current reduction in inductors by increased load, tested shorting of output pins and effect on current and voltage so could be noted for testing, and confirmed stability of output voltages at high and low battery input levels. Updated power simulations:

4.) Manual prototype:

http://edge.rit.edu/edge/P17342/public/Detailed%20Design%20Documents/Software/manual.pdf

5.) Case desing prototype:

http://edge.rit.edu/edge/P17342/public/Detailed%20Design%20Documents/CAD/Case%20Design%20for%20Design%20Review.pdf

Drawings, Schematics, Flow Charts, Simulations

1.) Technical Drawings

2.) Top Level Electrical Designs

Top Level Schematic

Top Level Schematic

Main Board Schematic

Main Board Schematic

http://edge.rit.edu/edge/P17342/public/Detailed%20Design%20Documents/Diagrams/Power%20block%20diagram%20-Detailed%20Design.pdf

http://edge.rit.edu/edge/P17342/public/Detailed%20Design%20Documents/Diagrams/Block%20Diagram-%20Testing%20Hardware%20updated.pdf

3.) Lower Level Electrical Designs

Mass Interconnect Schematic

Mass Interconnect Schematic

Under Voltage Detection Schematics

Under Voltage Detection Schematics

4.) Software Flowcharts and config file specifications

Software Flowchart

Software Flowchart

Software Flowchart

Software Flowchart

Bill of Material (BOM)

http://edge.rit.edu/edge/P17342/public/Detailed%20Design%20Documents/BOM/ProductionBOMTemplate.pdf http://edge.rit.edu/edge/P17342/public/Detailed%20Design%20Documents/BOM/DevelopmentBOMTemplate.pdf

Test Plans

Screen Shot of Test Plan for Simplicity Test

Screen Shot of Test Plan for Simplicity Test

http://edge.rit.edu/edge/P17342/public/Detailed%20Design%20Documents/Misc/IC%20Test%20Plans%20Compiled.pdf

Risk Assessment

http://edge.rit.edu/edge/P17342/public/Detailed%20Design%20Documents/Misc/Risk%20Management%20Detailed%20-%20Reduced%20Risk%20Management.pdf.

Plans for next phase


Home | Planning & Execution | Imagine RIT

Problem Definition | Systems Design | Preliminary Detailed Design | Detailed Design

Build & Test Prep | Subsystem Build & Test | Integrated System Build & Test | Integrated System Build & Test with Customer Demo | Customer Handoff & Final Project Documentation