|Project Summary||Project Information|
For our initial project description, click on the following link for the Project Readiness Package.
Electronics labs require students to design, build, and debug circuits in order to characterize behaviors and gain an understanding of underlying principles. Students utilize various integrated circuit (IC) chips to facilitate their testing. Often times chips may be presumed non-functional due to user error. Furthermore chips may be partially/fully broken by issues like over voltages/currents, improper pin assignments, etc...
To rectify this, our team is aiming to create a generalized IC testing rig, capable of characterizing chips and their possible malfunctions. It must be capable of testing the basic range of chips used in Electronics labs, with the ability to handle future additions. With a target price range of 50-75$, the challenges will lie firmly in the acquisition and design of a simple, yet capable implementation along with it's veracity and repeatability.
|David Froehlich||Lead Engineeremail@example.com|
|Brian Mesolella||Project Managerfirstname.lastname@example.org|
|Zachary Kruse||Software Engineeremail@example.com|
Table of Contents
|MSD I & II||MSD I||MSD II|
- Be sure to include any relevant sponsor acknowledgement throughout your site.
- Acknowledge any other support you have received from people at RIT or elsewhere.